STM32F4xx_HAL_Driver  1.8.3
stm32f4xx_ll_pwr.h
Go to the documentation of this file.
1 
18 /* Define to prevent recursive inclusion -------------------------------------*/
19 #ifndef __STM32F4xx_LL_PWR_H
20 #define __STM32F4xx_LL_PWR_H
21 
22 #ifdef __cplusplus
23 extern "C" {
24 #endif
25 
26 /* Includes ------------------------------------------------------------------*/
27 #include "stm32f4xx.h"
28 
33 #if defined(PWR)
34 
39 /* Private types -------------------------------------------------------------*/
40 /* Private variables ---------------------------------------------------------*/
41 /* Private constants ---------------------------------------------------------*/
42 /* Private macros ------------------------------------------------------------*/
43 /* Exported types ------------------------------------------------------------*/
44 /* Exported constants --------------------------------------------------------*/
53 #define LL_PWR_CR_CSBF PWR_CR_CSBF
54 #define LL_PWR_CR_CWUF PWR_CR_CWUF
63 #define LL_PWR_CSR_WUF PWR_CSR_WUF
64 #define LL_PWR_CSR_SBF PWR_CSR_SBF
65 #define LL_PWR_CSR_PVDO PWR_CSR_PVDO
66 #define LL_PWR_CSR_VOS PWR_CSR_VOSRDY
67 #if defined(PWR_CSR_EWUP)
68 #define LL_PWR_CSR_EWUP1 PWR_CSR_EWUP
69 #elif defined(PWR_CSR_EWUP1)
70 #define LL_PWR_CSR_EWUP1 PWR_CSR_EWUP1
71 #endif /* PWR_CSR_EWUP */
72 #if defined(PWR_CSR_EWUP2)
73 #define LL_PWR_CSR_EWUP2 PWR_CSR_EWUP2
74 #endif /* PWR_CSR_EWUP2 */
75 #if defined(PWR_CSR_EWUP3)
76 #define LL_PWR_CSR_EWUP3 PWR_CSR_EWUP3
77 #endif /* PWR_CSR_EWUP3 */
85 #if defined(PWR_CR_VOS_0)
86 #define LL_PWR_REGU_VOLTAGE_SCALE3 (PWR_CR_VOS_0)
87 #define LL_PWR_REGU_VOLTAGE_SCALE2 (PWR_CR_VOS_1)
88 #define LL_PWR_REGU_VOLTAGE_SCALE1 (PWR_CR_VOS_0 | PWR_CR_VOS_1) /* The SCALE1 is not available for STM32F401xx devices */
89 #else
90 #define LL_PWR_REGU_VOLTAGE_SCALE1 (PWR_CR_VOS)
91 #define LL_PWR_REGU_VOLTAGE_SCALE2 0x00000000U
92 #endif /* PWR_CR_VOS_0 */
100 #define LL_PWR_MODE_STOP_MAINREGU 0x00000000U
101 #define LL_PWR_MODE_STOP_LPREGU (PWR_CR_LPDS)
102 #if defined(PWR_CR_MRUDS) && defined(PWR_CR_LPUDS) && defined(PWR_CR_FPDS)
103 #define LL_PWR_MODE_STOP_MAINREGU_UNDERDRIVE (PWR_CR_MRUDS | PWR_CR_FPDS)
104 #define LL_PWR_MODE_STOP_LPREGU_UNDERDRIVE (PWR_CR_LPDS | PWR_CR_LPUDS | PWR_CR_FPDS)
105 #endif /* PWR_CR_MRUDS && PWR_CR_LPUDS && PWR_CR_FPDS */
106 #if defined(PWR_CR_MRLVDS) && defined(PWR_CR_LPLVDS) && defined(PWR_CR_FPDS)
107 #define LL_PWR_MODE_STOP_MAINREGU_DEEPSLEEP (PWR_CR_MRLVDS | PWR_CR_FPDS)
108 #define LL_PWR_MODE_STOP_LPREGU_DEEPSLEEP (PWR_CR_LPDS | PWR_CR_LPLVDS | PWR_CR_FPDS)
109 #endif /* PWR_CR_MRLVDS && PWR_CR_LPLVDS && PWR_CR_FPDS */
110 #define LL_PWR_MODE_STANDBY (PWR_CR_PDDS)
118 #define LL_PWR_REGU_DSMODE_MAIN 0x00000000U
119 #define LL_PWR_REGU_DSMODE_LOW_POWER (PWR_CR_LPDS)
127 #define LL_PWR_PVDLEVEL_0 (PWR_CR_PLS_LEV0)
128 #define LL_PWR_PVDLEVEL_1 (PWR_CR_PLS_LEV1)
129 #define LL_PWR_PVDLEVEL_2 (PWR_CR_PLS_LEV2)
130 #define LL_PWR_PVDLEVEL_3 (PWR_CR_PLS_LEV3)
131 #define LL_PWR_PVDLEVEL_4 (PWR_CR_PLS_LEV4)
132 #define LL_PWR_PVDLEVEL_5 (PWR_CR_PLS_LEV5)
133 #define LL_PWR_PVDLEVEL_6 (PWR_CR_PLS_LEV6)
134 #define LL_PWR_PVDLEVEL_7 (PWR_CR_PLS_LEV7)
141 #if defined(PWR_CSR_EWUP)
142 #define LL_PWR_WAKEUP_PIN1 (PWR_CSR_EWUP)
143 #endif /* PWR_CSR_EWUP */
144 #if defined(PWR_CSR_EWUP1)
145 #define LL_PWR_WAKEUP_PIN1 (PWR_CSR_EWUP1)
146 #endif /* PWR_CSR_EWUP1 */
147 #if defined(PWR_CSR_EWUP2)
148 #define LL_PWR_WAKEUP_PIN2 (PWR_CSR_EWUP2)
149 #endif /* PWR_CSR_EWUP2 */
150 #if defined(PWR_CSR_EWUP3)
151 #define LL_PWR_WAKEUP_PIN3 (PWR_CSR_EWUP3)
152 #endif /* PWR_CSR_EWUP3 */
162 /* Exported macro ------------------------------------------------------------*/
177 #define LL_PWR_WriteReg(__REG__, __VALUE__) WRITE_REG(PWR->__REG__, (__VALUE__))
178 
184 #define LL_PWR_ReadReg(__REG__) READ_REG(PWR->__REG__)
193 /* Exported functions --------------------------------------------------------*/
201 #if defined(PWR_CR_FISSR)
208 __STATIC_INLINE void LL_PWR_EnableFLASHInterfaceSTOP(void)
209 {
210  SET_BIT(PWR->CR, PWR_CR_FISSR);
211 }
212 
218 __STATIC_INLINE void LL_PWR_DisableFLASHInterfaceSTOP(void)
219 {
220  CLEAR_BIT(PWR->CR, PWR_CR_FISSR);
221 }
222 
228 __STATIC_INLINE uint32_t LL_PWR_IsEnabledFLASHInterfaceSTOP(void)
229 {
230  return (READ_BIT(PWR->CR, PWR_CR_FISSR) == (PWR_CR_FISSR));
231 }
232 #endif /* PWR_CR_FISSR */
233 
234 #if defined(PWR_CR_FMSSR)
241 __STATIC_INLINE void LL_PWR_EnableFLASHMemorySTOP(void)
242 {
243  SET_BIT(PWR->CR, PWR_CR_FMSSR);
244 }
245 
251 __STATIC_INLINE void LL_PWR_DisableFLASHMemorySTOP(void)
252 {
253  CLEAR_BIT(PWR->CR, PWR_CR_FMSSR);
254 }
255 
261 __STATIC_INLINE uint32_t LL_PWR_IsEnabledFLASHMemorySTOP(void)
262 {
263  return (READ_BIT(PWR->CR, PWR_CR_FMSSR) == (PWR_CR_FMSSR));
264 }
265 #endif /* PWR_CR_FMSSR */
266 #if defined(PWR_CR_UDEN)
280 __STATIC_INLINE void LL_PWR_EnableUnderDriveMode(void)
281 {
282  SET_BIT(PWR->CR, PWR_CR_UDEN);
283 }
284 
290 __STATIC_INLINE void LL_PWR_DisableUnderDriveMode(void)
291 {
292  CLEAR_BIT(PWR->CR, PWR_CR_UDEN);
293 }
294 
300 __STATIC_INLINE uint32_t LL_PWR_IsEnabledUnderDriveMode(void)
301 {
302  return (READ_BIT(PWR->CR, PWR_CR_UDEN) == (PWR_CR_UDEN));
303 }
304 #endif /* PWR_CR_UDEN */
305 
306 #if defined(PWR_CR_ODSWEN)
312 __STATIC_INLINE void LL_PWR_EnableOverDriveSwitching(void)
313 {
314  SET_BIT(PWR->CR, PWR_CR_ODSWEN);
315 }
316 
322 __STATIC_INLINE void LL_PWR_DisableOverDriveSwitching(void)
323 {
324  CLEAR_BIT(PWR->CR, PWR_CR_ODSWEN);
325 }
326 
332 __STATIC_INLINE uint32_t LL_PWR_IsEnabledOverDriveSwitching(void)
333 {
334  return (READ_BIT(PWR->CR, PWR_CR_ODSWEN) == (PWR_CR_ODSWEN));
335 }
336 #endif /* PWR_CR_ODSWEN */
337 #if defined(PWR_CR_ODEN)
343 __STATIC_INLINE void LL_PWR_EnableOverDriveMode(void)
344 {
345  SET_BIT(PWR->CR, PWR_CR_ODEN);
346 }
347 
353 __STATIC_INLINE void LL_PWR_DisableOverDriveMode(void)
354 {
355  CLEAR_BIT(PWR->CR, PWR_CR_ODEN);
356 }
357 
363 __STATIC_INLINE uint32_t LL_PWR_IsEnabledOverDriveMode(void)
364 {
365  return (READ_BIT(PWR->CR, PWR_CR_ODEN) == (PWR_CR_ODEN));
366 }
367 #endif /* PWR_CR_ODEN */
368 #if defined(PWR_CR_MRUDS)
375 {
376  SET_BIT(PWR->CR, PWR_CR_MRUDS);
377 }
378 
385 {
386  CLEAR_BIT(PWR->CR, PWR_CR_MRUDS);
387 }
388 
394 __STATIC_INLINE uint32_t LL_PWR_IsEnabledMainRegulatorDeepSleepUDMode(void)
395 {
396  return (READ_BIT(PWR->CR, PWR_CR_MRUDS) == (PWR_CR_MRUDS));
397 }
398 #endif /* PWR_CR_MRUDS */
399 
400 #if defined(PWR_CR_LPUDS)
407 {
408  SET_BIT(PWR->CR, PWR_CR_LPUDS);
409 }
410 
417 {
418  CLEAR_BIT(PWR->CR, PWR_CR_LPUDS);
419 }
420 
427 {
428  return (READ_BIT(PWR->CR, PWR_CR_LPUDS) == (PWR_CR_LPUDS));
429 }
430 #endif /* PWR_CR_LPUDS */
431 
432 #if defined(PWR_CR_MRLVDS)
439 {
440  SET_BIT(PWR->CR, PWR_CR_MRLVDS);
441 }
442 
449 {
450  CLEAR_BIT(PWR->CR, PWR_CR_MRLVDS);
451 }
452 
458 __STATIC_INLINE uint32_t LL_PWR_IsEnabledMainRegulatorLowVoltageMode(void)
459 {
460  return (READ_BIT(PWR->CR, PWR_CR_MRLVDS) == (PWR_CR_MRLVDS));
461 }
462 #endif /* PWR_CR_MRLVDS */
463 
464 #if defined(PWR_CR_LPLVDS)
471 {
472  SET_BIT(PWR->CR, PWR_CR_LPLVDS);
473 }
474 
481 {
482  CLEAR_BIT(PWR->CR, PWR_CR_LPLVDS);
483 }
484 
491 {
492  return (READ_BIT(PWR->CR, PWR_CR_LPLVDS) == (PWR_CR_LPLVDS));
493 }
494 #endif /* PWR_CR_LPLVDS */
505 __STATIC_INLINE void LL_PWR_SetRegulVoltageScaling(uint32_t VoltageScaling)
506 {
507  MODIFY_REG(PWR->CR, PWR_CR_VOS, VoltageScaling);
508 }
509 
519 __STATIC_INLINE uint32_t LL_PWR_GetRegulVoltageScaling(void)
520 {
521  return (uint32_t)(READ_BIT(PWR->CR, PWR_CR_VOS));
522 }
528 __STATIC_INLINE void LL_PWR_EnableFlashPowerDown(void)
529 {
530  SET_BIT(PWR->CR, PWR_CR_FPDS);
531 }
532 
538 __STATIC_INLINE void LL_PWR_DisableFlashPowerDown(void)
539 {
540  CLEAR_BIT(PWR->CR, PWR_CR_FPDS);
541 }
542 
548 __STATIC_INLINE uint32_t LL_PWR_IsEnabledFlashPowerDown(void)
549 {
550  return (READ_BIT(PWR->CR, PWR_CR_FPDS) == (PWR_CR_FPDS));
551 }
552 
558 __STATIC_INLINE void LL_PWR_EnableBkUpAccess(void)
559 {
560  SET_BIT(PWR->CR, PWR_CR_DBP);
561 }
562 
568 __STATIC_INLINE void LL_PWR_DisableBkUpAccess(void)
569 {
570  CLEAR_BIT(PWR->CR, PWR_CR_DBP);
571 }
572 
578 __STATIC_INLINE uint32_t LL_PWR_IsEnabledBkUpAccess(void)
579 {
580  return (READ_BIT(PWR->CR, PWR_CR_DBP) == (PWR_CR_DBP));
581 }
589 __STATIC_INLINE void LL_PWR_EnableBkUpRegulator(void)
590 {
591  SET_BIT(PWR->CSR, PWR_CSR_BRE);
592 }
593 
601 __STATIC_INLINE void LL_PWR_DisableBkUpRegulator(void)
602 {
603  CLEAR_BIT(PWR->CSR, PWR_CSR_BRE);
604 }
605 
611 __STATIC_INLINE uint32_t LL_PWR_IsEnabledBkUpRegulator(void)
612 {
613  return (READ_BIT(PWR->CSR, PWR_CSR_BRE) == (PWR_CSR_BRE));
614 }
615 
624 __STATIC_INLINE void LL_PWR_SetRegulModeDS(uint32_t RegulMode)
625 {
626  MODIFY_REG(PWR->CR, PWR_CR_LPDS, RegulMode);
627 }
628 
636 __STATIC_INLINE uint32_t LL_PWR_GetRegulModeDS(void)
637 {
638  return (uint32_t)(READ_BIT(PWR->CR, PWR_CR_LPDS));
639 }
640 
663 __STATIC_INLINE void LL_PWR_SetPowerMode(uint32_t PDMode)
664 {
665 #if defined(PWR_CR_MRUDS) && defined(PWR_CR_LPUDS) && defined(PWR_CR_FPDS)
666  MODIFY_REG(PWR->CR, (PWR_CR_PDDS | PWR_CR_LPDS | PWR_CR_FPDS | PWR_CR_LPUDS | PWR_CR_MRUDS), PDMode);
667 #elif defined(PWR_CR_MRLVDS) && defined(PWR_CR_LPLVDS) && defined(PWR_CR_FPDS)
668  MODIFY_REG(PWR->CR, (PWR_CR_PDDS | PWR_CR_LPDS | PWR_CR_FPDS | PWR_CR_LPLVDS | PWR_CR_MRLVDS), PDMode);
669 #else
670  MODIFY_REG(PWR->CR, (PWR_CR_PDDS| PWR_CR_LPDS), PDMode);
671 #endif /* PWR_CR_MRUDS && PWR_CR_LPUDS && PWR_CR_FPDS */
672 }
673 
695 __STATIC_INLINE uint32_t LL_PWR_GetPowerMode(void)
696 {
697 #if defined(PWR_CR_MRUDS) && defined(PWR_CR_LPUDS) && defined(PWR_CR_FPDS)
698  return (uint32_t)(READ_BIT(PWR->CR, (PWR_CR_PDDS | PWR_CR_LPDS | PWR_CR_FPDS | PWR_CR_LPUDS | PWR_CR_MRUDS)));
699 #elif defined(PWR_CR_MRLVDS) && defined(PWR_CR_LPLVDS) && defined(PWR_CR_FPDS)
700  return (uint32_t)(READ_BIT(PWR->CR, (PWR_CR_PDDS | PWR_CR_LPDS | PWR_CR_FPDS | PWR_CR_LPLVDS | PWR_CR_MRLVDS)));
701 #else
702  return (uint32_t)(READ_BIT(PWR->CR, (PWR_CR_PDDS| PWR_CR_LPDS)));
703 #endif /* PWR_CR_MRUDS && PWR_CR_LPUDS && PWR_CR_FPDS */
704 }
705 
720 __STATIC_INLINE void LL_PWR_SetPVDLevel(uint32_t PVDLevel)
721 {
722  MODIFY_REG(PWR->CR, PWR_CR_PLS, PVDLevel);
723 }
724 
738 __STATIC_INLINE uint32_t LL_PWR_GetPVDLevel(void)
739 {
740  return (uint32_t)(READ_BIT(PWR->CR, PWR_CR_PLS));
741 }
742 
748 __STATIC_INLINE void LL_PWR_EnablePVD(void)
749 {
750  SET_BIT(PWR->CR, PWR_CR_PVDE);
751 }
752 
758 __STATIC_INLINE void LL_PWR_DisablePVD(void)
759 {
760  CLEAR_BIT(PWR->CR, PWR_CR_PVDE);
761 }
762 
768 __STATIC_INLINE uint32_t LL_PWR_IsEnabledPVD(void)
769 {
770  return (READ_BIT(PWR->CR, PWR_CR_PVDE) == (PWR_CR_PVDE));
771 }
772 
787 __STATIC_INLINE void LL_PWR_EnableWakeUpPin(uint32_t WakeUpPin)
788 {
789  SET_BIT(PWR->CSR, WakeUpPin);
790 }
791 
806 __STATIC_INLINE void LL_PWR_DisableWakeUpPin(uint32_t WakeUpPin)
807 {
808  CLEAR_BIT(PWR->CSR, WakeUpPin);
809 }
810 
825 __STATIC_INLINE uint32_t LL_PWR_IsEnabledWakeUpPin(uint32_t WakeUpPin)
826 {
827  return (READ_BIT(PWR->CSR, WakeUpPin) == (WakeUpPin));
828 }
829 
830 
844 __STATIC_INLINE uint32_t LL_PWR_IsActiveFlag_WU(void)
845 {
846  return (READ_BIT(PWR->CSR, PWR_CSR_WUF) == (PWR_CSR_WUF));
847 }
848 
854 __STATIC_INLINE uint32_t LL_PWR_IsActiveFlag_SB(void)
855 {
856  return (READ_BIT(PWR->CSR, PWR_CSR_SBF) == (PWR_CSR_SBF));
857 }
858 
864 __STATIC_INLINE uint32_t LL_PWR_IsActiveFlag_BRR(void)
865 {
866  return (READ_BIT(PWR->CSR, PWR_CSR_BRR) == (PWR_CSR_BRR));
867 }
873 __STATIC_INLINE uint32_t LL_PWR_IsActiveFlag_PVDO(void)
874 {
875  return (READ_BIT(PWR->CSR, PWR_CSR_PVDO) == (PWR_CSR_PVDO));
876 }
877 
883 __STATIC_INLINE uint32_t LL_PWR_IsActiveFlag_VOS(void)
884 {
885  return (READ_BIT(PWR->CSR, LL_PWR_CSR_VOS) == (LL_PWR_CSR_VOS));
886 }
887 #if defined(PWR_CR_ODEN)
893 __STATIC_INLINE uint32_t LL_PWR_IsActiveFlag_OD(void)
894 {
895  return (READ_BIT(PWR->CSR, PWR_CSR_ODRDY) == (PWR_CSR_ODRDY));
896 }
897 #endif /* PWR_CR_ODEN */
898 
899 #if defined(PWR_CR_ODSWEN)
905 __STATIC_INLINE uint32_t LL_PWR_IsActiveFlag_ODSW(void)
906 {
907  return (READ_BIT(PWR->CSR, PWR_CSR_ODSWRDY) == (PWR_CSR_ODSWRDY));
908 }
909 #endif /* PWR_CR_ODSWEN */
910 
911 #if defined(PWR_CR_UDEN)
917 __STATIC_INLINE uint32_t LL_PWR_IsActiveFlag_UD(void)
918 {
919  return (READ_BIT(PWR->CSR, PWR_CSR_UDRDY) == (PWR_CSR_UDRDY));
920 }
921 #endif /* PWR_CR_UDEN */
927 __STATIC_INLINE void LL_PWR_ClearFlag_SB(void)
928 {
929  SET_BIT(PWR->CR, PWR_CR_CSBF);
930 }
931 
937 __STATIC_INLINE void LL_PWR_ClearFlag_WU(void)
938 {
939  SET_BIT(PWR->CR, PWR_CR_CWUF);
940 }
941 #if defined(PWR_CSR_UDRDY)
947 __STATIC_INLINE void LL_PWR_ClearFlag_UD(void)
948 {
949  WRITE_REG(PWR->CSR, PWR_CSR_UDRDY);
950 }
951 #endif /* PWR_CSR_UDRDY */
952 
957 #if defined(USE_FULL_LL_DRIVER)
961 ErrorStatus LL_PWR_DeInit(void);
965 #endif /* USE_FULL_LL_DRIVER */
966 
975 #endif /* defined(PWR) */
976 
981 #ifdef __cplusplus
982 }
983 #endif
984 
985 #endif /* __STM32F4xx_LL_PWR_H */
__STATIC_INLINE void LL_PWR_SetPVDLevel(uint32_t PVDLevel)
Configure the voltage threshold detected by the Power Voltage Detector @rmtoll CR PLS LL_PWR_SetPVDLe...
__STATIC_INLINE uint32_t LL_PWR_IsEnabledBkUpAccess(void)
Check if the backup domain is enabled @rmtoll CR DBP LL_PWR_IsEnabledBkUpAccess.
__STATIC_INLINE uint32_t LL_PWR_IsEnabledBkUpRegulator(void)
Check if the backup Regulator is enabled @rmtoll CSR BRE LL_PWR_IsEnabledBkUpRegulator.
__STATIC_INLINE void LL_PWR_EnableLowPowerRegulatorLowVoltageMode(void)
Enable Low Power Regulator low voltage Mode @rmtoll CR LPLVDS LL_PWR_EnableLowPowerRegulatorLowVoltag...
__STATIC_INLINE void LL_PWR_DisableMainRegulatorLowVoltageMode(void)
Disable Main Regulator low voltage Mode @rmtoll CR MRLVDS LL_PWR_DisableMainRegulatorLowVoltageMode.
__STATIC_INLINE void LL_PWR_SetRegulModeDS(uint32_t RegulMode)
Set voltage Regulator mode during deep sleep mode @rmtoll CR LPDS LL_PWR_SetRegulModeDS.
__STATIC_INLINE uint32_t LL_PWR_GetRegulVoltageScaling(void)
Get the main internal Regulator output voltage @rmtoll CR VOS LL_PWR_GetRegulVoltageScaling.
__STATIC_INLINE void LL_PWR_EnablePVD(void)
Enable Power Voltage Detector @rmtoll CR PVDE LL_PWR_EnablePVD.
__STATIC_INLINE void LL_PWR_EnableMainRegulatorDeepSleepUDMode(void)
Enable Main Regulator in deepsleep under-drive Mode @rmtoll CR MRUDS LL_PWR_EnableMainRegulatorDeepSl...
__STATIC_INLINE uint32_t LL_PWR_GetPowerMode(void)
Get Power Down mode when CPU enters deepsleep @rmtoll CR PDDS LL_PWR_GetPowerMode @rmtoll CR MRUDS LL...
__STATIC_INLINE void LL_PWR_DisableLowPowerRegulatorDeepSleepUDMode(void)
Disable Low Power Regulator in deepsleep under-drive Mode @rmtoll CR LPUDS LL_PWR_DisableLowPowerRegu...
__STATIC_INLINE uint32_t LL_PWR_IsEnabledLowPowerRegulatorDeepSleepUDMode(void)
Check if Low Power Regulator in deepsleep under-drive Mode is enabled @rmtoll CR LPUDS LL_PWR_IsEnabl...
__STATIC_INLINE void LL_PWR_DisableFLASHInterfaceSTOP(void)
Disable FLASH Interface STOP while system Run is ON @rmtoll CR FISSR LL_PWR_DisableFLASHInterfaceSTOP...
__STATIC_INLINE void LL_PWR_EnableLowPowerRegulatorDeepSleepUDMode(void)
Enable Low Power Regulator in deepsleep under-drive Mode @rmtoll CR LPUDS LL_PWR_EnableLowPowerRegula...
__STATIC_INLINE void LL_PWR_DisableBkUpAccess(void)
Disable access to the backup domain @rmtoll CR DBP LL_PWR_DisableBkUpAccess.
__STATIC_INLINE void LL_PWR_DisableFLASHMemorySTOP(void)
Disable FLASH Memory STOP while system Run is ON @rmtoll CR FMSSR LL_PWR_DisableFLASHMemorySTOP.
__STATIC_INLINE uint32_t LL_PWR_IsEnabledFLASHMemorySTOP(void)
Check if FLASH Memory STOP while system Run feature is enabled @rmtoll CR FMSSR LL_PWR_IsEnabledFLASH...
__STATIC_INLINE uint32_t LL_PWR_IsEnabledFLASHInterfaceSTOP(void)
Check if FLASH Interface STOP while system Run feature is enabled @rmtoll CR FISSR LL_PWR_IsEnabledFL...
__STATIC_INLINE uint32_t LL_PWR_IsEnabledUnderDriveMode(void)
Check if Under Drive Mode is enabled @rmtoll CR UDEN LL_PWR_IsEnabledUnderDriveMode.
__STATIC_INLINE void LL_PWR_DisableBkUpRegulator(void)
Disable the backup Regulator @rmtoll CSR BRE LL_PWR_DisableBkUpRegulator.
__STATIC_INLINE void LL_PWR_EnableFLASHInterfaceSTOP(void)
Enable FLASH interface STOP while system Run is ON @rmtoll CR FISSR LL_PWR_EnableFLASHInterfaceSTOP.
__STATIC_INLINE uint32_t LL_PWR_IsEnabledOverDriveMode(void)
Check if Over drive switching is enabled @rmtoll CR ODEN LL_PWR_IsEnabledOverDriveMode.
__STATIC_INLINE void LL_PWR_EnableBkUpRegulator(void)
Enable the backup Regulator @rmtoll CSR BRE LL_PWR_EnableBkUpRegulator.
__STATIC_INLINE uint32_t LL_PWR_IsEnabledOverDriveSwitching(void)
Check if Over drive switching is enabled @rmtoll CR ODSWEN LL_PWR_IsEnabledOverDriveSwitching.
__STATIC_INLINE void LL_PWR_DisableFlashPowerDown(void)
Disable the Flash Power Down in Stop Mode @rmtoll CR FPDS LL_PWR_DisableFlashPowerDown.
__STATIC_INLINE void LL_PWR_EnableOverDriveMode(void)
Enable Over drive Mode @rmtoll CR ODEN LL_PWR_EnableOverDriveMode.
__STATIC_INLINE void LL_PWR_DisablePVD(void)
Disable Power Voltage Detector @rmtoll CR PVDE LL_PWR_DisablePVD.
__STATIC_INLINE void LL_PWR_EnableBkUpAccess(void)
Enable access to the backup domain @rmtoll CR DBP LL_PWR_EnableBkUpAccess.
__STATIC_INLINE void LL_PWR_EnableOverDriveSwitching(void)
Enable Over drive switching @rmtoll CR ODSWEN LL_PWR_EnableOverDriveSwitching.
__STATIC_INLINE void LL_PWR_EnableFLASHMemorySTOP(void)
Enable FLASH Memory STOP while system Run is ON @rmtoll CR FMSSR LL_PWR_EnableFLASHMemorySTOP.
__STATIC_INLINE uint32_t LL_PWR_IsEnabledFlashPowerDown(void)
Check if the Flash Power Down in Stop Mode is enabled @rmtoll CR FPDS LL_PWR_IsEnabledFlashPowerDown.
__STATIC_INLINE void LL_PWR_EnableUnderDriveMode(void)
Enable Under Drive Mode @rmtoll CR UDEN LL_PWR_EnableUnderDriveMode.
__STATIC_INLINE void LL_PWR_SetPowerMode(uint32_t PDMode)
Set Power Down mode when CPU enters deepsleep @rmtoll CR PDDS LL_PWR_SetPowerMode @rmtoll CR MRUDS LL...
__STATIC_INLINE uint32_t LL_PWR_GetPVDLevel(void)
Get the voltage threshold detection @rmtoll CR PLS LL_PWR_GetPVDLevel.
__STATIC_INLINE uint32_t LL_PWR_GetRegulModeDS(void)
Get voltage Regulator mode during deep sleep mode @rmtoll CR LPDS LL_PWR_GetRegulModeDS.
__STATIC_INLINE void LL_PWR_EnableMainRegulatorLowVoltageMode(void)
Enable Main Regulator low voltage Mode @rmtoll CR MRLVDS LL_PWR_EnableMainRegulatorLowVoltageMode.
__STATIC_INLINE void LL_PWR_DisableWakeUpPin(uint32_t WakeUpPin)
Disable the WakeUp PINx functionality @rmtoll CSR EWUP LL_PWR_DisableWakeUpPin @rmtoll CSR EWUP1 LL_P...
__STATIC_INLINE uint32_t LL_PWR_IsEnabledWakeUpPin(uint32_t WakeUpPin)
Check if the WakeUp PINx functionality is enabled @rmtoll CSR EWUP LL_PWR_IsEnabledWakeUpPin @rmtoll ...
__STATIC_INLINE uint32_t LL_PWR_IsEnabledLowPowerRegulatorLowVoltageMode(void)
Check if Low Power Regulator low voltage Mode is enabled @rmtoll CR LPLVDS LL_PWR_IsEnabledLowPowerRe...
__STATIC_INLINE void LL_PWR_DisableOverDriveMode(void)
Disable Over drive Mode @rmtoll CR ODEN LL_PWR_DisableOverDriveMode.
__STATIC_INLINE void LL_PWR_SetRegulVoltageScaling(uint32_t VoltageScaling)
Set the main internal Regulator output voltage @rmtoll CR VOS LL_PWR_SetRegulVoltageScaling.
__STATIC_INLINE void LL_PWR_DisableOverDriveSwitching(void)
Disable Over drive switching @rmtoll CR ODSWEN LL_PWR_DisableOverDriveSwitching.
__STATIC_INLINE void LL_PWR_DisableLowPowerRegulatorLowVoltageMode(void)
Disable Low Power Regulator low voltage Mode @rmtoll CR LPLVDS LL_PWR_DisableLowPowerRegulatorLowVolt...
__STATIC_INLINE void LL_PWR_DisableUnderDriveMode(void)
Disable Under Drive Mode @rmtoll CR UDEN LL_PWR_DisableUnderDriveMode.
__STATIC_INLINE void LL_PWR_EnableFlashPowerDown(void)
Enable the Flash Power Down in Stop Mode @rmtoll CR FPDS LL_PWR_EnableFlashPowerDown.
__STATIC_INLINE void LL_PWR_DisableMainRegulatorDeepSleepUDMode(void)
Disable Main Regulator in deepsleep under-drive Mode @rmtoll CR MRUDS LL_PWR_DisableMainRegulatorDeep...
__STATIC_INLINE uint32_t LL_PWR_IsEnabledMainRegulatorDeepSleepUDMode(void)
Check if Main Regulator in deepsleep under-drive Mode is enabled @rmtoll CR MRUDS LL_PWR_IsEnabledMai...
__STATIC_INLINE uint32_t LL_PWR_IsEnabledPVD(void)
Check if Power Voltage Detector is enabled @rmtoll CR PVDE LL_PWR_IsEnabledPVD.
__STATIC_INLINE void LL_PWR_EnableWakeUpPin(uint32_t WakeUpPin)
Enable the WakeUp PINx functionality @rmtoll CSR EWUP LL_PWR_EnableWakeUpPin @rmtoll CSR EWUP1 LL_PWR...
__STATIC_INLINE uint32_t LL_PWR_IsEnabledMainRegulatorLowVoltageMode(void)
Check if Main Regulator low voltage Mode is enabled @rmtoll CR MRLVDS LL_PWR_IsEnabledMainRegulatorLo...
__STATIC_INLINE void LL_PWR_ClearFlag_SB(void)
Clear Standby Flag @rmtoll CR CSBF LL_PWR_ClearFlag_SB.
__STATIC_INLINE uint32_t LL_PWR_IsActiveFlag_OD(void)
Indicate whether the Over-Drive mode is ready or not @rmtoll CSR ODRDY LL_PWR_IsActiveFlag_OD.
__STATIC_INLINE uint32_t LL_PWR_IsActiveFlag_UD(void)
Indicate whether the Under-Drive mode is ready or not @rmtoll CSR UDRDY LL_PWR_IsActiveFlag_UD.
__STATIC_INLINE uint32_t LL_PWR_IsActiveFlag_PVDO(void)
Indicate whether VDD voltage is below the selected PVD threshold @rmtoll CSR PVDO LL_PWR_IsActiveFlag...
__STATIC_INLINE uint32_t LL_PWR_IsActiveFlag_BRR(void)
Get Backup Regulator ready Flag @rmtoll CSR BRR LL_PWR_IsActiveFlag_BRR.
__STATIC_INLINE uint32_t LL_PWR_IsActiveFlag_SB(void)
Get Standby Flag @rmtoll CSR SBF LL_PWR_IsActiveFlag_SB.
__STATIC_INLINE void LL_PWR_ClearFlag_UD(void)
Clear Under-Drive ready Flag @rmtoll CSR UDRDY LL_PWR_ClearFlag_UD.
__STATIC_INLINE uint32_t LL_PWR_IsActiveFlag_ODSW(void)
Indicate whether the Over-Drive mode switching is ready or not @rmtoll CSR ODSWRDY LL_PWR_IsActiveFla...
__STATIC_INLINE void LL_PWR_ClearFlag_WU(void)
Clear Wake-up Flags @rmtoll CR CWUF LL_PWR_ClearFlag_WU.
__STATIC_INLINE uint32_t LL_PWR_IsActiveFlag_WU(void)
Get Wake-up Flag @rmtoll CSR WUF LL_PWR_IsActiveFlag_WU.
__STATIC_INLINE uint32_t LL_PWR_IsActiveFlag_VOS(void)
Indicate whether the Regulator is ready in the selected voltage range or if its output voltage is sti...
ErrorStatus LL_PWR_DeInit(void)
De-initialize the PWR registers to their default reset values.